top of page

References

​

[1] Stabilizing on-chip secure key generation using Ro-PUF | IEEE ..., https://ieeexplore.ieee.org/document/9621147/ (accessed Oct. 27, 2023). 

[2] “On reliability hardening of FPGA based RO-PUF by using ... - IEEE xplore,” IEEE xplore, https://ieeexplore.ieee.org/document/10134221/ (accessed Oct. 27, 2023). 

[3] “True random number generator based on Ro-PUF | IEEE Conference ...,” IEEE Xplore, https://ieeexplore.ieee.org/document/9970032/ (accessed Oct. 27, 2023). 

[4] Calibration of ring oscillator PUF and TRNG | IEEE Conference ..., https://ieeexplore.ieee.org/document/9218444/ (accessed Oct. 27, 2023). 

[5]A unified multibit PUF and TRNG based on ring oscillators ... - IEEE xplore. (n.d.). https://ieeexplore.ieee.org/document/9961882/ (accessed Oct. 27, 2023)

[6]A 30fj/B current-biased inverter based RO TRNG with high ... - IEEE xplore, https://ieeexplore.ieee.org/document/9180477/ (accessed Oct. 27, 2023). 

[7] Suitability of generalized Garos on fpgas as pufs or ... - IEEE xplore, https://ieeexplore.ieee.org/document/10087293/ (accessed Oct. 27, 2023). 

[8] XOR gate based low-cost configurable Ro Puf | IEEE conference ..., https://ieeexplore.ieee.org/document/8050628 (accessed Oct. 27, 2023). 

[9] A systematic approach for internal entropy boosting in ... - IEEE xplore, https://ieeexplore.ieee.org/document/9184468/ (accessed Oct. 27, 2023).

[10] Implementation and analysis of improved Ro pufs with ... - IEEE xplore, https://ieeexplore.ieee.org/document/8648747/ (accessed Oct. 27, 2023). 

[11] Lisa: Maximizing Ro Puf’s secret extraction | IEEE conference ..., https://ieeexplore.ieee.org/document/5513105/ (accessed Oct. 27, 2023). 

[12] Ro PUF design for Secure Identity Authentication | IEEE conference ..., https://ieeexplore.ieee.org/document/9695696 (accessed Oct. 27, 2023). 

[13] A highly flexible configurable RO PUF based on FPGA - IEEE Xplore, https://ieeexplore.ieee.org/document/9195259 (accessed Oct. 27, 2023). 

[14] “Intensifying challenge obfuscation by cascading FPGA Ro ...,” - IEEE xplore, https://ieeexplore.ieee.org/document/9105645/ (accessed Oct. 27, 2023). 

[15] “An Improved Analysis of Reliability and Entropy for Delay PUFs,” IEEEXPLORE, https://ieeexplore.ieee.org/Xplore/guesthome.jsp (accessed Oct. 27, 2023). 

[16] Physically unclonable function using an initial waveform ... - IEEE xplore, https://ieeexplore.ieee.org/document/7553452/ (accessed Oct. 27, 2023). 

 [17] A novel ring oscillator PUF for FPGA based on feedforward ... - IEEE xplore, https://ieeexplore.ieee.org/document/10031300/ (accessed Oct. 27, 2023). 

[18] Design of a highly randomized crossover ring oscillator ... - IEEE XPLORE, https://ieeexplore.ieee.org/document/10088891/ (accessed Oct. 27, 2023). 

[19] Dual time and Frequency Domain Optical Layer Digital Twin | IEEE ... (n.d.-d). https://ieeexplore.ieee.org/document/9979549/ 

[20] Birds of the same feather flock together: A dual-mode ... - IEEE xplore. (n.d.-c). https://ieeexplore.ieee.org/abstract/document/9935279 

[21] A low-cost low-power ring oscillator-based truly random ... - IEEE xplore. (n.d.-a). https://ieeexplore.ieee.org/document/7407658

bottom of page